The designers of digital integrated circuits (IC) are very concerned about the correctness of their designs
because, because, unlike software, ICs cannot be easily
been finalized and the IC has been produced.
To simulate the behavior of a digital IC and to more or less guarantee that the final chip will work,
il of today's digital ICs are based on a synchronous design.


In a synchronous design, an external clock signal triggers the IC to go from a well defined and stable
state to the next one. On the active edge of the clock, all input and output signals and all internal state to the next one. On the active edge of the clock, all input and output signals and all internal
nodes are stable in either the high or low state. Between two consecutive edges of the clock, the signals nodes are stable in either the high or low state. Between two consecutive edges or the col,
and nodes are allowed to change and may take any intermediate state. The behavio of a synchronous network is predictable and will not fail due to hazards or glitches introduced by irregularities of the
real circuit.

To analyze whether an IC has a synchronous design, we distinguish between synchronous and synchronous nodes. Flip flops are synchronous nodes. On the active edge of the clock, the output of the fip flop changes to the state of the input and holds that state throughout the next clock cycle. Synchronous nodes are connected to the clock signal.
Simple gates like ANDD or ORs are asynchronous nodes. Their output changes - with a short
delay - whenever one of their inputs changes. During that transition phase, the output can even go delay - whenever one of their inputs changes. During that transition phase, the output can even go
into some undefined or intermediate state. For some undefined or intermediate state.
For simplicity, we assume that all inputs of the circuits are directly connected to the output of a For simplicity, we assume that all inputs of t
synchronous node outside the circuit and that all
input of a synchronous node outside the circuit.
For an IC to have a synchronous design, mainly two requirements must be met:
The signal delay introduced between two synchronous nodes must be smaller or equal than
the clock period so there is enough time for nodes to become stable In Figure 1 , the round the clock period so there is enough time for nodes to become stable. In Figure 1 , the round-
ended boxes are asynchronous nodes whereas the square boxes are synchronous nodes. The delay ended boxes are asynchronous nodes whereas the square boxes are synchronous nodes.
introduced on the dashed path is 43 ns and exceeds the given clock period of 30 ns .
There may be no cycles composed exclusively of asynchronous nodes. In the real circuit such cycles could oscillate. In Figure 2, the dashed path constitutes a cycle of asynchronous nodes. Figure 3 shows a circuit with a synchronous design. It does not contain cycles composed of asyn-
ironous nodes and the longest path between two synchronous nodes is shorter than the clock period chronous.
of 30 ns .


Figure 3: A synchronous design
Your are to write a program that decides for a given IC whether it has a synchronous design or not. You are given a network of synchronous and asynchronous nodes, a delay for each node, some inputs
ad outputs and the clock period. and outputs and the clock period
You may safely assume that

- the delays introduced between any input and any output of the same node are equal, i.e. equal for that node,
- synchronous nodes have no delay at all,
- all connections between two nodes connect an output to an input.


## Input

The input file contains several circuits. The first line gives the number of circuits in the file.
For each circuit in the file, the first line contains the clock period for the circuit, given as an integer
number in nanoseconds. The next line gives the number of nodes. The following lines each contain a number in nanoseconds. The next line gives the number of nodes. The following lines each contatin a,
node, described by a letter and a integer number. The letter is ' i ' for an input, 'o' for an output, 'a' node, described by a letter and 'a integer number. The letter is ' $i$ ' for an input, 'o' for an output, ' $a$ '
for an asynchronous node and ' $s$ ' for a a synchronous node. The number gives the delay introduced by for an asynchronous node and ' $\cdot$ ' for a synchronous node. The number gives the delay introduced by
the node as an integer number in nanoseconds (only meaningful for an asynchronous node). Nodes are mplicitly numbered, starting at zero.
After the nodes, the number of co
After the nodes, the number of connections for the circuit follows. Each following line contains a pair of integer numbers denoting a connection between the output and the input of two nodes. The
connection links an output of the node given by the first number and an input of the node given by the second number.
The clock signal is not given in the input file. We assume that all synchronous nodes are properly
connected to the clock signal.
Output
For each circuit in the input file, your output file should contain a line with one of the following messages:
-Synchronous design. Maximum delay: < ss >.' if the circuit has a synchronous design.
< ss > should be replaced by the longest delay found on any path between two synchronous
nodes.
'Circuit contains cycle.' if the circuit contains a cycle composed exclusively of asynchronous
nodes. nodes.
'Clock period exceeded.' if there is a path between two synchronous nodes that is longer than
the given clock period and there are no cycles composed of asynchronous nodes.

\section*{| 1 |  |
| :--- | :--- | :--- |
| 30 |  |
| 30 |  |
| 10 |  |
| 1 | 0 |
| 1 | 0 |
| 1 | 0 |
| 1 | 0 |
| 1 | 0 |
| 1 | 0 |
| 0 | 0 |
| 0 | 0 |
| $a$ | 9 |
| $a$ | 9 |
| $a$ | 11 |
| $a$ | 8 |
| s | 0 |
| 9 |  |
| 0 | 8 |
| 1 | 7 |
| 2 | 6 |
| 3 | 6 |
| 6 | 7 |
| 7 | 8 |
| 8 | 4 |
| 7 | 9 |
| 9 | 5 |}

Sample Input

Sample Output
Synchronous design. Maximum delay: 28 .

